## **REMARKS**

Claims 1-3, 5-9, 11-15 and 17-18 are pending in the Application. Claims 4, 10 and 16 are withdrawn. Claims 1, 5, 7, 11, 14 and 17 have been amended. Claims 3, 9, 15, 19 and 20 have been canceled without prejudice.

The Patent Office acknowledged Applicant's election with traverse of species of Figure 5, Claims 1-3, 5-9, 11-15 and 17-20. Claims 4, 10 and 16 are withdrawn.

## **Drawing Objections**

The Patent Office objected to the drawings for failing to show every feature of the invention specified in claims 3, 5, 9, 11, 12, 15, 17 and 18.

Applicant respectfully traverses. Claims 3, 9 and 15 are described in FIG. 4 which displays a circuit that includes two transistors, two resistors and a capacitor. Support for claims 5, 11, 12, 17 and 18 is provided by FIG. 4 and paragraph [0034]. Applicant respectfully submits claims 3, 5, 9, 11, 12, 15, 17 and 18 are definite, enabled and described for those with ordinary skill in the art. Thus, thus the drawing objection should be removed.

## Claim Rejections – 35 USC § 112

The Patent Office rejected claims 3, 5, 9, 11, 12, 15, 17 and 18 under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Applicant respectfully traverses. Claims 3, 9 and 15 describe a circuit which includes two transistors, two resistors and a capacitor. FIG. 4 and paragraph [0034] describe the circuitry. Applicant respectfully submits claims 3, 5, 9, 11, 12, 15, 17 and 18 are definite, enabled and described for those with ordinary skill in the art. Thus, the indefiniteness rejection should be removed.

7

Appl. No. 10/647,863 Reply to Office Action of November 25, 2005

Claim Rejections – 35 USC § 103

The Patent Office rejected claims 1-3, 5-9, 11-15 and 17-20 under 35 U.S.C. § 103(a) as being unpatentable over Lin, U. S. Patent 6,897,507 (Lin) in view of Gage et al., U. S. Patent 6,385,019 (Gage).

Applicant respectfully traverses the rejection of claims 1-3, 5-9, 11-15 and 17-20. To establish *prima facie* obviousness of a claimed invention, all the claim limitations must be taught or suggested by the prior art. *In re Ryoka*, 180 U.S.P.Q. 580 (C.C.P.A. 1974). *See also In re Wilson*, 165 U.S.P.Q. 494 (C.C.P.A. 1970). Applicant respectfully submits claims 1, 7 and 14 include novel and nonobvious elements which have not been disclosed, taught, or suggested by Lin or Gage, individually or in combination. For example, claims 1, 7 and 14 generally recite a circuitry for generating a negative capacitance which includes at least two transistors, at least two resistors, each resistor of said at least two resistors being coupled to each of said at least two transistors and a capacitor coupled to a first transistor of said at least two transistors and a first resistor of said at least two resistors, wherein said circuitry generates a negative capacitance of a value to compensate for a capacitance associated with a bondpad.

The Patent Office is correct in its statement that Lin fails to disclose a circuitry for generating a negative capacitance which includes at least two transistors, at least two resistors, each resistor of said at least two resistors being coupled to each of said at least two transistors and a capacitor coupled to a first transistor of said at least two transistors and a first resistor of said at least two resistors, wherein said circuitry generates a negative capacitance of a value to compensate for a capacitance associated with a bondpad. (Office Action of November 25, 2005, Page 4, 2<sup>nd</sup> Paragraph). However, Gagne fails to cure the defect of Lin and does not disclose, teach or suggest a circuitry for generating a negative capacitance which includes at least two transistors, at least two resistors, each resistor of said at least two resistors being coupled to each of said at least two transistors and a capacitor coupled to a first transistor of said at least two transistors and a first resistor of said at least two resistors, wherein said circuitry generates a negative capacitance of a value to compensate for a capacitance associated with a

Appl. No. 10/647,863 Reply to Office Action of November 25, 2005

bondpad.

The Patent Office cites FIG. 3A of Gagne for disclosing a circuitry for generating a negative capacitance and cites elements A1 and A3 of FIG. 3A for support of its assertion that the circuitry of Gagne includes at least two transistors. (Office Action of November 25, 2005, Page 4, 3<sup>rd</sup> Paragraph). However, elements A1 and A3 of Gagne are amplifiers, and may be operational amplifiers. (Gagne, Column 2, Line1 and Column 3, Lines 39-46) An operational amplifier refers to a two input device that amplifies analog signals. An amplifier is not equivalent to a transistor. Additionally, amplifiers A1 and A3 are not coupled to resistors and a capacitor as recited in claims 1, 7 and 14. Consequently, an element of claims 1, 7 and 14 has not been disclosed, taught or suggested by Lin or Gagne, individually or in combination. Claims 1, 7 and 14 should be allowed. Claims 2-3, 5-6, 8-9, 11-13, 15 and 17-18 should be allowed as being dependent upon an allowable base claim.

## **CONCLUSION**

The application is respectfully submitted to be in condition for allowance of all claims and notification to that effect is earnestly solicited. In the event that issues arise in the application that may readily be resolved via telephone, the Examiner is kindly invited to contact the undersigned Attorney at (402) 496-0300 to facilitate prosecution of the application.

Respectfully submitted, LSI Logic, Inc.,

Dated: February 27, 2006

Chad W. Swantz

Reg. No. 46,329

SUITER · WEST· SWANTZ PC LLO 14301 FNB Parkway, Suite 220 Omaha, NE 68154 (402) 496-0300 telephone (402) 496-0333 facsimile